Create a Verilog module that implements a Moore machine that

Create a Verilog module that implements a Moore machine that can report the number of ones on an asynchronous serial input sampled on the last 128 clocks. Please minimize the critical path from clock to output by avoiding trying to \"add up\" the ones.

Solution

since it is asynchronous clock...the state shoulb be reset at regular point of intervals