The worst case delay of the circuit needs to be half of a re

The worst case delay of the circuit needs to be half of a reference inverter where (W/L) of NMOS = 3/1, W/L of PMOS=6/1.

1.Find the best case W/L for the NMOS and PMOS networks respectively of the design above.

Please show complete solution for the following diagram.